



N-Channel Enhancement Mode Field Effect Transistor

FEATURES

- 40V, 240A, $R_{DS(ON)} = 0.9 \text{ m}\Omega$ @ $V_{GS} = 10\text{V}$.
 $R_{DS(ON)} = 1.7 \text{ m}\Omega$ @ $V_{GS} = 4.5\text{V}$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- RoHS compliant.
- Surface mount Package.



P-PAK 5X6

ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	40	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	$I_D @ R_{\theta JC}$	240	A
Drain Current-Continuous	$I_D @ R_{\theta JA}$	65	A
Drain Current-Pulsed ^a	$I_{DM} @ R_{\theta JC}$	960	A
Drain Current-Pulsed ^a	$I_{DM} @ R_{\theta JA}$	260	A
Maximum Power Dissipation	P_D	83	W
Single Pulsed Avalanche Energy ^e	E_{AS}	423	mJ
Single Pulsed Avalanche Current ^e	I_{AS}	92	A
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	1.5	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient ^b	$R_{\theta JA}$	20	$^\circ\text{C/W}$



CEZ09C4

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	40			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 40\text{V}, V_{\text{GS}} = 0\text{V}$		1		μA
Gate Body Leakage Current, Forward	I_{GSSF}	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
On Characteristics ^c						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	1		3	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 30\text{A}$		0.7	0.9	$\text{m}\Omega$
		$V_{\text{GS}} = 4.5\text{V}, I_D = 20\text{A}$		1.25	1.7	$\text{m}\Omega$
Gate input resistance	R_g	f=1MHz,open Drain		2.4		Ω
Dynamic Characteristics ^d						
Input Capacitance	C_{iss}	$V_{\text{DS}} = 20\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		3080		pF
Output Capacitance	C_{oss}			1140		pF
Reverse Transfer Capacitance	C_{rss}			50		pF
Switching Characteristics ^d						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 20\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 4.5\Omega$		37		ns
Turn-On Rise Time	t_r			26		ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			97		ns
Turn-Off Fall Time	t_f			41		ns
Total Gate Charge	Q_g	$V_{\text{DS}} = 20\text{V}, I_D = 20\text{A}, V_{\text{GS}} = 4.5\text{V}$		43		nC
Gate-Source Charge	Q_{gs}			12		nC
Gate-Drain Charge	Q_{gd}			28		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_S				69	A
Drain-Source Diode Forward Voltage ^c	V_{SD}	$V_{\text{GS}} = 0\text{V}, I_S = 1\text{A}$			1.2	V
Reverse Recovery Time	T_{rr}	$I_D = 20\text{A}, \text{di/dt} = 100\text{A/us}$		65		ns
Reverse Recovery Charge	Q_{rr}			88		nC

Notes :







a.Repetitive Rating : Pulse width limited by maximum junction temperature.

b.Surface Mounted on FR4 Board, t < 10 sec.

c.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.

d.Guaranteed by design, not subject to production testing.

e.L =0.1mH, $I_{AS} = 92\text{A}$, $V_{DD} = 24\text{V}$, $R_G = 25\Omega$, Starting $T_J = 25^\circ\text{C}$.

**Figure 1. Output Characteristics****Figure 2. Transfer Characteristics****Figure 3. Capacitance****Figure 4. On-Resistance Variation with Temperature****Figure 5. Gate Threshold Variation with Temperature****Figure 6. Body Diode Forward Voltage Variation with Source Current**




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Breakdown Voltage Variation VS Temperature




Figure 10. Switching Test Circuit




Figure 11. Switching Waveforms





Figure 12. Normalized Thermal Transient Impedance Curve

P-PAK5X6 產品外觀尺寸圖 (Product Outline Dimension)

SINGLE PAD 尺寸圖



SYMBOLS	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	1.000	1.200	0.039	0.047
b	0.330	0.500	0.013	0.020
c	0.200	0.300	0.008	0.012
D	5.000	5.400	0.197	0.213
D1	3.800	4.250	0.150	0.167
D2	3.520	3.920	0.139	0.154
D3	0.396	0.436	0.016	0.017
E	5.760	5.960	0.227	0.235
e	1.270 TYP		0.050 TYP	
H	6.000	6.300	0.236	0.248
L1	0.080	0.220	0.003	0.009
L2	0.400	0.600	0.016	0.024
L3	0.500	0.700	0.020	0.028